Notice of References Cited Application/Control No. 09/783,246 Examiner Thomas H. Stevens Applicant(s)/Patent Under Reexamination HUTTON, MICHAEL D. Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Z					
	0					
	Φ.			,		
	Q			,		
	R					
	S					
	Τ					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Hutton et al., "Equivalence Classes of Clone Circuits for Physical-Design Benchmarking" 1999. pg.VI-428 to VI-431 IEEE.				
	٧	Hutton et al., "Characterization and Parameterized Random Generation of Digital Circuits" 1996 DAC. pg.94-99.				
	w	Hutton et al., "Applications of Clone Circuits to Issue in Physical-Design" 1999. pg.VI-448 to VI-451 IEEE.				
	х	Wilton.S.J.E., "Heterogeneous Technology Mapping for Area Reduction in FPGA's with Embedded Memory Arrays" 2000. IEEE pg. 56-68.				

^{*}A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited Application/Control No. 09/783,246 Examiner Thomas H. Stevens Applicant(s)/Patent Under Reexamination HUTTON, MICHAEL D. Page 2 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	-	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Hutton et al., "Timing-Drivent Placement for Hierarchical Programmable Logic Devices" 2001. pg.3-11 FPGA 2001.				
	٧	Hutton et al., "Characterization and Parameterized Generation of Synthetic Combination Benchmark Circuits" 1998. pg. 985-996 IEEE.				
	w					
	х					

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.